

Appln. No. 09/358,388

Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

IN THE TITLE

~~SUBSTRATE METHOD OF MANUFACTURING A SUBSTRATE HAVING SHALLOW
TRENCH ISOLATION AND METHOD OF MANUFACTURING THE SAME~~

IN THE SPECIFICATION

Please replace the paragraph beginning at page 19, line 22, with the following rewritten paragraph:

(b) Then, as shown in FIG. 3B, an oxide film 7 is deposited using organic silicon source such as TEOS ($\text{Si}(\text{OC}_2\text{H}_5)_4$) after the substrate is rinsed. Prior to deposition of the oxide film 7, a thin thermal oxidation film 7', illustrated in one groove 6 of Fig 3A with a dashed line, or Si_3N_4 film may be grown. In order to perfectly bury the grooves 6, the oxide film 7 is formed on the entirety of the Si substrate to have a $1.1\ \mu\text{m}$ thickness, for example, which is thicker than the depth of the grooves 6. As material buried in the grooves 6, organic silicon source to which oxidizing agent such as N_2O , O_2 , or O_3 is added may also be employed. In addition, the grooves 6 may be buried by the silicon oxide film in terms of CVD using, as source material, organic silicon source, silicon-hydrogen compound such as SiH_4 , or silicon chloride such as SiCl_4 alone. Otherwise mixed material composed of two kinds of the above materials may be also used as CVD source material. Also oxide may be added to respective CVD materials.

LISTING OF CLAIMS

Claims 1-8 (Canceled).

Claim 9. (Currently Amended): A method of manufacturing a semiconductor substrate having shallow trench isolation regions and a device region sandwiched by the shallow trench isolation regions, without using doped silicon oxide containing a melting temperature lowering dopant for lowering the melting temperature of the silicon oxide for performing reflow by doped silicon oxide for planarization, the method comprising:

- (a) forming a plurality of grooves on part of a surface of the semiconductor substrate;
- (b) depositing oxide films in the grooves by a CVD method using an electrically inert organic silicon source, which does not contain the melting temperature lowering dopant;
- (c) removing upper parts of the oxide films so as to planarize a surface of a resultant structure until surface areas of the semiconductor substrate are substantially exposed, each of the exposed surface areas of the semiconductor substrate serving as a top surface of a corresponding device region; and
- (d) annealing changing ring structure of the oxide films, after said removing, by annealing the semiconductor substrate so as not to melt the oxide films at a substrate temperature which is greater than or equal to 1150°C but less than or equal to 1350°C so that dislocation density generated in the corresponding device region in a vicinity of the grooves is less than 1 μm^{-2} .

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

Claim 10. (Previously Presented): The method of claim 9, wherein the CVD method is any of atmospheric pressure CVD method, low pressure CVD method, plasma CVD method, photo CVD method, and liquid phase CVD method.

11. (Previously Presented): The method of claim 9, wherein the annealing is carried out in any one of reductive gas such as H_2 insert gas such as He, Ne, Ar, Kr, or Xe, O_2 , N_2 , HCl, CO, and CO_2 , or in a gas mixture consisting of any mixture of two kinds of gas selected from these gases.

Claims 12 and 13 (Canceled).

Claim 14. (Original): The method of claim 9, wherein each of said grooves has an aspect ratio d/l_{1x} of less than 10, which is defined by a dimensional ratio of a depth d to a width l_{1x} of an opening at a top of each of said grooves.

Claim 15. (Original): The method of claim 9, further including arranging said grooves in a cyclic line and space pattern having a line-and-space ratio l_{1x}/l_{2x} , of less than 1.5, and defined as a ratio of minimum space width l_{1x} corresponding to a width of openings of the grooves measured along an axis extending in an x direction to a minimum line width l_{2x} corresponding to a width of a region sandwiched by said grooves and also measured along said x direction.

Claims 16-23 (Canceled).

Claim 24. (Original): The method of claim 15, wherein each of said grooves has an opening having the width 1_{1x} , and a height 1_{1y} measured along a y direction so as to provide a second line-and-space ratio $1_{1y}/1_{2y}$ which is larger than 1.5, with 1_{2y} being a space between the grooves and measured along the y direction.

Claim 25. (Currently Amended): A method of manufacturing a semiconductor substrate having shallow trench isolation regions and device regions sandwiched by the shallow trench isolation regions, without using doped silicon oxide containing a melting temperature lowering dopant for lowering the melting temperature of the silicon oxide for performing reflow by doped silicon oxide for planarization, the method comprising:

- (a) forming a plurality of grooves on part of a surface of the semiconductor substrate;
- (b) depositing oxide films in the grooves by a CVD method using an electrically inert organic silicon source, which does not contain the melting temperature lowering dopant;
- (c) annealing changing ring structure of the oxide films by annealing the semiconductor substrate so as not to melt the oxide films at a substrate temperature which is greater than or equal to 1150°C but less than or equal to 1350°C so the dislocation density generated in the semiconductor substrate in a vicinity of the grooves is less than $1 \mu\text{m}^{-2}$; and

(d) removing upper parts of the oxide films, after said annealing, so as to planarize a surface of a resultant structure until surface areas of the semiconductor substrate serving as a top surface of a corresponding device region.

Claim 26. (Currently Amended): A method of manufacturing a semiconductor substrate having a shallow trench isolation, without using doped silicon oxide containing a melting temperature lowering dopant for lowering the melting temperature of the silicon oxide for performing reflow by doped silicon oxide for planarization, the method comprising:

- (a) forming a plurality of grooves on part of a surface of the semiconductor substrate;
- (b) burying oxide films in the grooves by a CVD method using an electrically inert organic silicon source, which does not contain the melting temperature lowering dopant; and
- (c) ~~annealing said~~ changing ring structure of the oxide films by annealing the semiconductor substrate so as not to melt the oxide films at a substrate temperature which is greater than or equal to 1150°C but less than or equal to 1350°C so that ~~said the~~ the oxide films include higher order ring structures higher than 5-fold ring and lower order ring structures lower than 4-fold ring at respective predetermined rates, and an etching rate by ammonium fluoride solution of ~~said the~~ the oxide films is less than 130 nm/min, which is substantially identical to that of a thermal oxide film.

Claim 27. (Currently Amended): A method of manufacturing a semiconductor substrate having a shallow trench isolation, without using doped silicon oxide containing a

melting temperature lowering dopant for lowering the melting temperature of the silicon oxide for performing reflow by doped silicon oxide for planarization, the method comprising:

(a) forming a plurality of grooves on part of a surface of the semiconductor substrate;
(b) burying oxide films in the grooves by a CVD method using an electrically inert organic silicon source, which does not contain the melting temperature lowering dopant; and

(c) annealing changing ring structure of the oxide films by annealing the semiconductor substrate so as not to melt the oxide films at a substrate temperature which is greater than or equal to 1150°C, but less than or equal to 1350°C so that ~~said the~~ oxide films include higher order ring structures higher than 5-fold ring and lower order ring structures lower than 4-fold ring at respective predetermined rates, the respective predetermined rates of the ring structures are determined according to rates of integrated Raman intensities corresponding to respective ring structures to a total integrated Raman intensity, and the structures are formed to satisfy either of or both conditions that said higher order ring structures are substantially more than 85 % of an overall structure and said lower order ring structures are substantially less than 15 % of the overall structure.

Claim 28. (Currently Amended): A method of manufacturing a semiconductor substrate having shallow trench isolation regions and device regions sandwiched by the shallow trench isolation regions, without using doped silicon oxide containing a melting temperature lowering dopant for lowering the melting temperature of the silicon oxide for performing reflow by doped silicon oxide for planarization, the method comprising:

(a) forming a plurality of grooves on part of a surface of the semiconductor substrate;

(b) forming thin thermal oxidation films on the inner walls of the grooves;

(c) depositing oxide films directly on the thin thermal oxidation films by a CVD method using an electrically inert organic silicon source, which does not contain the melting temperature lowering dopant;

(d) removing upper parts of the oxide films so as to planarize a surface of a resultant structure until surface areas of the semiconductor substrate are substantially exposed, each of the exposed surface areas of the semiconductor substrate serving as a top surface of a corresponding device region; and

(e) annealing changing ring structure of the oxide films, after said removing, by annealing the semiconductor substrate so as not to melt the oxide films at a substrate temperature which is greater than or equal to 1150°C but less than or equal to 1350°C so that dislocation density generated in the corresponding device region in a vicinity of the grooves is less than $1 \mu\text{m}^{-2}$.

Claim 29. (Currently Amended): A method of manufacturing a semiconductor substrate having a shallow trench isolation regions and device regions sandwiched by the shallow trench isolation regions, without using doped silicon oxide containing a melting temperature lowering dopant for lowering the melting temperature of the silicon oxide for performing reflow by doped silicon oxide for planarization, the method comprising:

(a) forming a plurality of grooves on part of a surface of the semiconductor substrate;

(b) forming thin thermal oxidation films on the inner walls of the grooves;

(c) depositing oxide films directly on the thin thermal oxidation films by a CVD method using an electrically inert organic silicon source, which does not contain the melting temperature lowering dopant;

(d) ~~annealing~~ changing ring structure of the oxide films by annealing the semiconductor substrate so as not to melt the oxide films at a substrate temperature which is greater than or equal to 1150°C but less than or equal to 1350°C so that dislocation density generated in the semiconductor substrate in a vicinity of the grooves is less than 1 μm^{-2} ; and

(e) removing upper parts of the oxide films, after said annealing, so as to planarize a surface of a resultant structure until surface areas of the semiconductor substrate are substantially exposed, each of the exposed surface areas of the semiconductor substrate serving as a top surface of a corresponding device region.

Claim 30. (Currently Amended): The method of claim 9, wherein ~~said~~ the oxide films are deposited directly on walls of the grooves.

Claim 31. (Currently Amended): The method of claim 25, wherein ~~said~~ the oxide films are deposited directly on walls of the grooves.

Claim 32. (Currently Amended): The method of claim 26, wherein ~~said~~ the oxide films are buried directly on walls of the grooves.

Claim 33. (Currently Amended): The method of claim 27, wherein ~~said~~ the oxide films are buried directly on walls of the grooves.

Claim 34. (Previously Presented): The method of claim 28, wherein said thin thermal oxidation films are formed by thermally oxidizing inner walls of the grooves.

Claim 35. (Previously Presented): The method of claim 29, wherein said thin thermal oxidation films are formed by thermally oxidizing inner walls of the grooves.

36. (Currently Amended) A method for forming a microelectronic structure, without using doped silicon oxide containing a melting temperature lowering dopant for lowering the melting temperature of the silicon oxide for performing reflow by doped silicon oxide for planarization, the method comprising:

(a) forming a mask layer on a substrate wherein the mask layer exposes a part of the substrate;

(b) forming a groove in the exposed part of the substrate

(c) depositing a layer of an insulating film using an electrically inert source so as to fill the groove and cover the mask layer, which does not contain the melting temperature lowering dopant;

(d) ~~annealing said~~ changing ring structure of the insulating film by annealing the semiconductor substrate so as not to melt the oxide films at a temperature which is greater than or equal to 1150°C but less than or equal to 1350°C.

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

Claim 37. (Previously Presented): The method of claim 36, wherein said annealing is performed for a period of time of about 1 hour to about 2 hours.

Claim 38. (Previously Presented): The method of claim 36, wherein said annealing is performed for a period of time of about 1 hour.

Claim 39. (Previously Presented): The method of claim 36, wherein said annealing is performed in an inert atmosphere.

Claim 40. (Previously Presented): The method of claim 36, wherein said annealing is performed in an atmosphere of nitrogen (N_2).

Claim 41. (Currently Amended): The method of claim 36, further comprising:
planarizing said the insulating film so that the substrate is exposed.

Claim 42. (Previously Presented): The method of claim 41, wherein said planarizing comprises using a Chemical Dry Etching (CDE) method.

Claim 43. (Previously Presented): The method of claim 36, wherein said forming the mask layer comprises forming an oxide layer on the substrate.

Claim 44. (Previously Presented): The method of claim 36, wherein said forming the layer of the insulating film comprises forming an oxide layer on inner walls of the groove and depositing an insulating material on the oxide layer to fill the groove.

Claim 45. (Previously Presented): The method of claim 44, wherein said depositing the insulating material comprises forming an oxide by a CVD method using the electrically inert source.

Claim 46. (Currently Amended): The method of claim 36, wherein ~~said~~ the insulating film is deposited directly on walls of the groove.

Claim 47. (Canceled).

Claim 48. (Previously Presented): The method of claim 36, wherein said groove tapers.

Claim 49. (Previously Presented): The method of claim 36, wherein said depositing the layer of the insulating film is configured to deposit the insulating film at a thickness larger than a half of a width of the groove.

Claim 50. (Previously Presented): The method of claim 36, wherein said forming the mask is configured to provide a plurality of grooves at a cross sectional view so as to define a SDG region between a couple of the grooves at the cross sectional view.

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

Claim 51. (Previously Presented): The method of claim 50, wherein said SDG region has a width of $0.3\text{ }\mu\text{m}$, measured between the couple of the grooves.

Claim 52. (Previously Presented): The method of claim 50, further comprising:
forming source and drain regions in the SDG region sandwiched by the grooves.

Claim 53. (Previously Presented): The method of claim 50, wherein each of the grooves has an aspect ratio d/l_{1x} of less than 10, which is defined by a dimensional ratio of a depth d to a width l_{1x} of an opening at a top of each of the grooves.

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

IN THE DRAWINGS

The attached sheet of drawings includes changes to FIG. 3A. This sheet replaces the original sheet including FIGS. 3A-3E.

Attachment: Replacement Sheet

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

REMARKS

Favorable reconsideration of this application is respectfully requested.

Claims 9-11, 14-46, and 48-53 are pending in this application. Claims 1-8, 12, 13, 16-23, and 47 have all been canceled without prejudice or disclaimer. Claims 9, 25-33, 36, 41, and 46 have been amended to even better clarify without the introduction of any new matter.

The outstanding Official Action presents a requirement to cancel non-elected Claims 16-23 or take other appropriate action, an objection to the drawings, a requirement for a new title, a rejection of Claims 9-11, 14, 15, 24-46, and 48-53 under 35 U.S.C. § 103(a) as being unpatentable over Rogers et al, (U.S. patent No. 4,571,819, Rogers) in view of Lee et al (U.S. Patent No. 4,952,524, Lee).

Turning first to the requirement to cancel non-elected Claims 16-23 or take other appropriate action, the cancellation of Claims 16-23 are believed to render this requirement moot.

With regard to the drawing objection, FIG. 3A has been amended to show dotted lines 8 in one of the grooves 6 as the thin thermal oxidation film noted at page 19, lines 25-26 of the specification. This part of the specification has been further amended to indicate correspond to these additions to FIG. 3A. Accordingly, the drawing objection is also believed to be moot.

Similarly, the objection to the title is also believed to be moot in view of the present amendment thereto limiting it to a method of manufacturing a shallow trench isolation structure.

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

It is believed that these amendments should be entered as responding to requirements newly raised in the outstanding Action.

With regard to the amendments to independent Claims 9, 25-29 and 36, it is noted that the amendment simply highlights the miss-characterization of the Rogers use of doped silicon oxide that has a melting temperature lowering dopant to lower the melting temperature of the doped silicon oxide to perform reflow for planarization as “annealing the oxide films (19) ... so that dislocation density generated in the corresponding device region in a vicinity of the grooves is minimized” as noted at the bottom of page 3 of the outstanding Action. See Rogers at Col. 6, lines 18-22 that clearly disclose the doped glass is melted and reflowed by the application of a temperature from about 950 degrees to 1150 degrees C. Furthermore, Col. 6, lines 26-29 state that this reflow process collapses voids 21-21 while reflowing the upper surface 26 of the glass to a substantially level topography. Clearly, the entry of the present amendments should be permitted as no new search or examination is required relative thereto.

Turning to the rejection of Claims 9-11, 14, 15, 24-46, and 48-53 under 35 U.S.C. § 103(a) as being unpatentable over Rogers in view of Lee, it is noted that the error in the outstanding Action of assuming that the Rogers use of doped silicon oxide that has a melting temperature lowering dopant to lower the melting temperature of the doped silicon oxide to perform reflow for planarization as “annealing the oxide films (19) ... so that dislocation density generated in the corresponding device region in a vicinity of the grooves is minimized” is for “annealing” has led to the further error at the top of page 4 of suggesting that the only difference between the subject matter of Claims 9-11, 14, 15, 24-46, and 48-53

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

is the use of an inert organic silicon source and ignoring that the Rogers process demands dopant be present for the required melting temperature reduction. Further note col. 5, lines 55-62 of Rogers disclosing that the silicon dioxide layer 19 is to be formed to a thickness of 2.5 microns with 3-9 weight % impurities such as phosphorus or boron, for example. This need for dopants in the silicon oxide could not be clearer nor could the need for the SiN layer to block diffusion of the dopant into the underlying structure be any less clear. See col. 3, lines 35-37 and lines 49-52.

Turning now to Lee there is no disclosure or suggestion of claimed method to be performed without using reflow with doped melt temperature lowering silicon oxide for planarization. Col. 4, lines 51-57 of Lee state that layer 23 is formed from precursors, together with dopants provided that the doping level in the layer 23 is lower than that in the layer 25 so that the layer 25 will have a lower flow temperature than layer 23. And, col. 4, lines 58-60 of Lee state that the flow properties of dielectrics deposited from BPTEOS are substantially influenced by the percentages of included boron and phosphorous. Further, Claims 1 and 13 of Lee include the step of depositing a filler material upon a thermal stress relief layer, the filler material having a flow temperature which is lower than the flow temperature of said thermal stress relief layer, while Claim 5 states that the filler material contains dopants to promote flow and Claim 7 calls for boron and phosphorous. Furthermore, Claim 13 includes the step of heating the flowable filler material to cause the filler material to flow.

Further, Lee fails to show claimed step of depositing oxide films in the grooves by a CVD method using an electrically inert organic silicon source, which does not contain such

Appln. No. 09/358,388
Response to Office Action dated 01/29/03 and
Advisory Action dated 09/03/03

melting-temperature-lowering dopants. Col. 4, lines 31-38 teaches the decomposition of TEOS in the presence of phosphorous and boron dopants in a reactor.


Further, Lee is silent about claimed step of changing the ring structure of the oxide films by annealing the semiconductor substrate so as not to melt the oxide films. Col. 5, lines 7-16 state that after filler material 25 has been deposited, it is flowed by heating it, either in a furnace or by a rapid thermal anneal (RTA) process.

Accordingly, Lee does not cure the deficiencies in Rogers, because both references fail to show the claimed method, which does not using reflow with the doped silicon oxide for planarization that both Lee and Rogers seek.

As no further issues are believed to remain outstanding in this application, it is believed that this application is clearly in a condition for formal allowance and an early and favorable action to this effect is, therefore, respectfully requested.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,
MAIER & NEUSTADT, P.C.



Eckhard H. Kuesters
Attorney of Record
Registration No. 28,870
Raymond F. Cardillo, Jr.
Registration No. 40,440

Customer Number

22850

(703) 413-3000
Fax #: (703) 413-2220
GJM:RFC/smi
I:\atty\rfc\00397292-am5.wpd